

HXSD32G

SD NAND

Datasheet

Information furnished is believed to be accurate and reliable. However, Wei Bo Chuang Technology Limited assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Wei Bo Chuang Technology Limited. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. Wei Bo Chuang Technology Limited products are not authorized for use as critical components in life support devices or systems without express written approval of Wei Bo Chuang Technology Limited. The Wei Bo Chuang logo is a registered trademark of Wei Bo Chuang Technology Limited. All other names are the property of their respective owners.

CONTENTS

1. Introduction.....	3
2. Product List	3
3. Features	3
4. Physical Characteristic Temperature	3
5. Pin Assignments.....	4
6. Usage	5
6.1. Product Protocol	5
6.2. DC Characteristics	5
7. Package Dimensions	6
8. Ordering Information	7
9. Recommended Schematic	8

1. Introduction

HX SD NAND is an embedded storage solution designed in a LGA8 package form. The operation of SD NAND is similar to an SD card which is an industry standard.

SD NAND consists of NAND flash and a high performance controller. 3.3V supply voltage is required for the NAND area (VCC). SD NAND is fully compliant with SD2.0 interface, which allows most of general CPU to utilize. SD NAND has high performance at a competitive cost, high quality and low power consumption.

2. Product List

Capacity	Part number	Package	Size
32Gb	HXSD32GALGEGA	LGA8 (Land Grid Array)	8x7mm


3. Features

- Support up to 50Mhz clock frequency
- Support 1/4 bit mode
- Built-in HW ECC Engine and highly reliable NAND management mechanism
- Write speed up to class 8
- Smaller package LGA8 (Land Grid Array)

4. Physical Characteristic Temperature

- Operation Conditions
Temperature Range: Ta = -30 to +85 degrees centigrade
- Storage Conditions
Temperature Range: Tstg = -40 to +85 degrees centigrade

5. Pin Assignments



Pin No.	Pin name (SD mode)	Pin name (SPI mode)
1	SD2, I/O pin	NC, no connection
2	SD3, I/O pin	/CS, chip select
3	CLK, clock signal	CLK, clock signal
4	Vss, ground	Vss, ground
5	CMD, command signal	DI, data in
6	SD0, I/O pin	DO, data out
7	SD1, I/O pin	NC, no connection
8	Vdd, power supply	Vdd, power supply

6. Usage

6.1. Product Protocol

As SD NAND is the realize SD2.0 standard product, thus please refer to the SD2.0 related protocol : SD Physical Layer Specification Version 2.00.

6.2. DC Characteristics

Item	Symbol	MIN	MAX	Unit	Note	
Supply voltage	VDD	2.7	3.6	V		
Input voltage	High Level	$V_{DD} * 0.625$	$V_{DD} + 0.3$	V		
	Low Level	$V_{SS} - 0.3$	$V_{DD} * 0.25$	V		
Output voltage	High Level	$V_{DD} * 0.75$	--	V	$I_{OH} = -2mA$, $V_{DD} = V_{DDmin}$	
	Low Level	--	$V_{DD} * 0.125$	V	$I_{OL} = 2ma$, $V_{DD} = V_{DDmin}$	
Standby Current(*)	Icc1	--	20*	mA	$V_{DD} = 3.6V$, clock 25MHz	
		--	0.2		$V_{DD} = 3.0V$, clock STOP, $T_a = 25^\circ C$	
Operation Current(*)	Write	I	--	30	mA	3.6V/25MHz, 50MHz
	Read	I	--	30		
Input voltage setup Time	Vrs	--	250	ms		

Note: Standby current max 20mA with CLOCK 25Mhz only based on 100 pcs samples

Peak Voltage and Leak Current

Item	Symbol	MIN	MAX	Unit	Note
Peak voltage on all lines		-0.3	$V_{DD} + 0.3$	V	
Input Leakage Current for all pins		-10	10	μA	
Output Leakage Current for all outputs		-10	10	μA	


Signal Capacitance

Item	Symbol	MIN	MAX	Unit	Note
Pull up Resistance	R _{CMD} /R _{DAT}	10	100	k	
Total bus capacitance for each signal line	C _L	-	40	pF	1 card $C_{HOST} + C_{BUS} \leq 30pF$
Card Capacitance for signal pin	C _{CARD}	-	10	pF	
Pull up Resistance inside card (pin1)	R _{DAT3}	10	90	k	
Capacity Connected to Power line	C _C	-	5	pF	

Note: WP pull-up (R_{wp}) Value is depend on the Host Interface drive circuit.

7. Package Dimensions

LGA8 (8*7mm) (Land Grid Array)




Dimensions

Symbol		A			b	D		E		e		L
Unit												
Mm	Min	0.83			0.55	7.95		6.95				0.75
	Norm	0.84			0.6	8		7		1.27		0.8
	Max	0.85			0.65	8.05		7.05				0.85

8. Ordering Information

The part number is formed by a valid combination of the following



9. Recommended Schematic

Note:

1. CLK should be reserved a position for a 0 ohm resistor.
2. Capacitor C1 should be connected with VCC as closely as possible.
3. We recommend that DAT0,DAT1,DAT2,DAT3,CLK,CMD should be surrounded by GND If not, Please make sure the distance between lines is 2 times wider than the line width.
4. The pads in the middle are fixed, please connect GND.
5. Design Reference:
We recommend that customers to add a 0.1uF Capacitor C2 to be connected with VCC as closely as possible